1
I Use This!
Activity Not Available

Commits : Listings

Analyzed 12 months ago. based on code collected about 3 years ago.
Mar 09, 2021 — Mar 09, 2022
Commit Message Contributor Files Modified Lines Added Lines Removed Code Location Date
Update power tasks More... about 12 years ago
Update for libsigrok datafeed callback API changes. More... about 12 years ago
Small variable naming fix to avoid confusion. More... about 12 years ago
configure.ac: Show $build, $host, and lib versions. More... about 12 years ago
Fixed "show -format ..." command line parsing More... about 12 years ago
Added "submod -name ..." support More... about 12 years ago
Fixed a bug in AST frontend for cases with non-blocking assigned variables as case values More... about 12 years ago
Fixed a bug in opt_const when optimizing 1-bit compares with constants More... about 12 years ago
Update power tasks More... about 12 years ago
Update power tasks More... about 12 years ago
Update power tasks More... about 12 years ago
git-svn-id: https://vtr-verilog-to-routing.googlecode.com/svn/trunk@1844 8e3573b8-cf2c-4f14-ef6d-137439e28b8b More... about 12 years ago
Fix bug where memory power = energy, instead of energy/T More... about 12 years ago
Began work on file formats More... about 12 years ago
Edited up to placement options. More... about 12 years ago
Removed deprecated option -num_regions More... about 12 years ago
Put in new stuff about pack patterns, links between CLBs, and default Fc values. Need to now read over the manual. More... about 12 years ago
update blif files for new Stratix IV aligned architecture for release More... about 12 years ago
VTR release script generator update More... about 12 years ago
Fixed an elusive corner case bug where if a single net connected to the same LUT multiple times (shouldn't ever happen with any good synthesis tool), VPR corrupts memory and crashes in weird ways. More... about 12 years ago
SR_CONF_TIMEBASE and _VDIVS lists are now an array of tuples More... about 12 years ago
Merge branch 'master' of github.com:cliffordwolf/yosys More... about 12 years ago
Fixed clock related parameter names for $memrd and $memwr in techlibs/simlib.v More... about 12 years ago
Merge pull request #5 from hansiglaser/master More... about 12 years ago
fsm_export: optionally use binary state encoding as state names instead of s0, s1, ... More... about 12 years ago
Merge pull request #4 from hansiglaser/master More... about 12 years ago
fsm_export: specify KISS filename on command line More... about 12 years ago
Rename some power tasks. Update power architectures. More... about 12 years ago
Rename some power tasks. Update power architectures. More... about 12 years ago
Arch file: white space fix. More... about 12 years ago