Analyzed
about 19 hours
ago.
based on code collected
2 days
ago.
Project Summary
Connectal makes it easy to develop hardware-accelerated software using FPGAs.
Define the hardware/software interface, write the HDL, write the software, build it and test it. No drivers required!
Connectal currently supports Xilinx Virtex, Kintex, and especially Zynq FPGAs as well as Altera FPGAs.
We develop our hardware using Bluespec System Verilog.
In a Nutshell, connectal...
- ...
- ...
-
...
has a well established, mature codebase
maintained by a average size development team
with decreasing Y-O-Y commits -
...
took an estimated 18 years of effort (COCOMO model)
starting with its first commit in November, 2012
ending with its most recent commit 5 months ago
Quick Reference
MIT License
Permitted
Commercial Use
Modify
Distribute
Sub-License
Private Use
Forbidden
Hold Liable
Required
Include Copyright
Include License
These details are provided for information only. No information here is legal advice and should not be used as such.
Project Security
Vulnerabilities per Version ( last 10 releases )
There are no reported vulnerabilities
Project Vulnerability Report
Security Confidence Index
Poor security track-record
Favorable security track-record
Vulnerability Exposure Index
Many reported vulnerabilities
Few reported vulnerabilities
Did You Know...
-
...
nearly 1 in 3 companies have no process for identifying, tracking, or remediating known open source vulnerabilities
-
...
compare projects before you chose one to use
-
...
in 2016, 47% of companies did not have formal process in place to track OS code
-
...
check out hot projects on the Open Hub
30 Day SummaryAug 22 2023 — Sep 21 2023
|
12 Month SummarySep 21 2022 — Sep 21 2023
|
