SoCLib is a library of pluggable SystemC cycle-accurate and transaction-level components. The library contains many types of models: processor cores (MIPS32, PPC405, ARM-v6k, Nios2, MicroBlaze, lm32, etc.), memory types, devices (block device, UART, frame buffer, etc.) and network-on-chip models.
... [More] SoCLib can be used to create a complete system-on-chip hardware design, as well as for testing and evaluating embedded operating systems and applications. NetBSD, MutekH, and other dedicated systems are ported to the SoCLib hardware simulator. A Linux port is an ongoing project. [Less]
SystemC addresses the need for a system design and verification language that spans hardware and software. It is a language built as an ANSI C++ class library created for design and verification. Users worldwide are applying SystemC to system-level modeling, abstract analog/mixed-signal modeling
... [More], architectural exploration, performance modeling, software development, functional verification, and high-level synthesis. The SystemC API and its semantics are developed by the Accellera Systems Initiative and formally standardized and governed by the IEEE in the IEEE Std. 1666-2011 standard. [Less]
Verilator converts synthesizable Verilog HDL modules into SystemC modules. This enables users with Verilog code to have a publicly available co-simulation environment. For all information, see http://www.veripool.com/verilator.html.
NOCEXplore is a Network-on-Chip design exploration tool based on SystemC. It includes libraries and executables for easy and fast upgradeable NoC models and a set of shell scripts.
This site uses cookies to give you the best possible experience.
By using the site, you consent to our use of cookies.
For more information, please see our
Privacy Policy