1
I Use This!
Inactive
Analyzed 1 day ago. based on code collected 1 day ago.

Project Summary

Simulador integrado iVerilog com interface QT, permite visualizar internamente e controlar a simulação do RISCuinho usando iVerilog

Tags

fpga ieee1394 iverlog simulation synthesiser verilog

In a Nutshell, SIMULinho...

Quick Reference

This Project has No vulnerabilities Reported Against it

Did You Know...

  • ...
    use of OSS increased in 65% of companies in 2016
  • ...
    learn about Open Hub updates and features on the Open Hub blog
  • ...
    in 2016, 47% of companies did not have formal process in place to track OS code
  • ...
    anyone with an Open Hub account can update a project's tags

Languages

Make
66%
C++
19%
C
13%
coq
2%

30 Day Summary

Nov 3 2025 — Dec 3 2025

12 Month Summary

Dec 3 2024 — Dec 3 2025

Ratings

Be the first to rate this project
Click to add your rating
  
Review this Project!