1
I Use This!
Inactive
Analyzed about 20 hours ago. based on code collected 2 days ago.

Project Summary

Simulador integrado iVerilog com interface QT, permite visualizar internamente e controlar a simulação do RISCuinho usando iVerilog

Tags

fpga ieee1394 iverlog simulation synthesiser verilog

In a Nutshell, SIMULinho...

Quick Reference

This Project has No vulnerabilities Reported Against it

Did You Know...

  • ...
    there are over 3,000 projects on the Open Hub with security vulnerabilities reported against them
  • ...
    check out hot projects on the Open Hub
  • ...
    65% of companies leverage OSS to speed application development in 2016
  • ...
    compare projects before you chose one to use

Languages

Make
66%
C++
19%
C
13%
coq
2%

30 Day Summary

Aug 15 2026 — Sep 14 2026

12 Month Summary

Sep 14 2025 — Sep 14 2026

Ratings

Be the first to rate this project
Click to add your rating
  
Review this Project!