7
I Use This!
Moderate Activity
Analyzed about 12 hours ago. based on code collected 1 day ago.

Project Summary

Icarus Verilog is an open source Verilog compiler that supports the IEEE-1364 Verilog HDL including IEEE1364-2005 plus extensions.

Tags

hdl simulate simulation synthesis verilog veriloghdl

In a Nutshell, Icarus Verilog...

GNU General Public License v2.0 or later
Permitted

Commercial Use

Modify

Distribute

Place Warranty

Forbidden

Sub-License

Hold Liable

Required

Distribute Original

Disclose Source

Include Copyright

State Changes

Include License

These details are provided for information only. No information here is legal advice and should not be used as such.

Project Security

Vulnerabilities per Version ( last 10 releases )

There are no reported vulnerabilities

Project Vulnerability Report

Security Confidence Index

Poor security track-record
Favorable security track-record

Vulnerability Exposure Index

Many reported vulnerabilities
Few reported vulnerabilities

Did You Know...

  • ...
    nearly 1 in 3 companies have no process for identifying, tracking, or remediating known open source vulnerabilities
  • ...
    check out hot projects on the Open Hub
  • ...
    use of OSS increased in 65% of companies in 2016
  • ...
    you can subscribe to e-mail newsletters to receive update from the Open Hub blog
About Project Security

Languages

coq
39%
C++
38%
C
20%
7 Other
3%

30 Day Summary

Apr 27 2023 — May 27 2023

12 Month Summary

May 27 2022 — May 27 2023
  • 317 Commits
    Down -119 (27%) from previous 12 months
  • 14 Contributors
    Up + 5 (55%) from previous 12 months

Ratings

1 user rates this project:
5.0
 
5.0/5.0
Click to add your rating
  
Review this Project!