1
I Use This!
Moderate Activity
Analyzed about 21 hours ago. based on code collected 1 day ago.

Project Summary

A Formal Verification Methodology to lower the adoption barriers for Formal Verification of ASIC and FPGA designs in the Space sector

Tags

asic formal-verification fpga psl verification vhdl

In a Nutshell, fvm...

Quick Reference

Project Security

Vulnerabilities per Version ( last 10 releases )

There are no reported vulnerabilities

Project Vulnerability Report

Security Confidence Index

Poor security track-record
Favorable security track-record

Vulnerability Exposure Index

Many reported vulnerabilities
Few reported vulnerabilities

Did You Know...

  • ...
    use of OSS increased in 65% of companies in 2016
  • ...
    you can embed statistics from Open Hub on your site
  • ...
    nearly 1 in 3 companies have no process for identifying, tracking, or remediating known open source vulnerabilities
  • ...
    by exploring contributors within projects, you can view details on every commit they have made to that project
About Project Security

Languages

Python
86%
VHDL
11%
4 Other
3%

30 Day Summary

Jul 23 2026 — Aug 22 2026

12 Month Summary

Aug 22 2025 — Aug 22 2026
  • 534 Commits
    Up + 66 (14%) from previous 12 months
  • 3 Contributors
    Down -1 (25%) from previous 12 months

Ratings

Be the first to rate this project
Click to add your rating
  
Review this Project!