0
I Use This!
Moderate Activity

Commits : Listings

Analyzed about 4 hours ago. based on code collected about 20 hours ago.
Jul 30, 2024 — Jul 30, 2025
Commit Message Contributor Files Modified Lines Added Lines Removed Code Location Date
src: Optimize stuff_length and fixed_stuff signalling. More... about 1 year ago
test: Refactor ssp_cfg feature test. More... about 1 year ago
test: Reduce bit iteration count within the PC_FSM_TRANSITIONS test. More... about 1 year ago
test: Bump-up compliance library version with Asserts propagated back to sim log. More... about 1 year ago
test: Reduce bit timing configurations on "MIN" compliance tests. More... about 1 year ago
test: Include compliance test library with -Wconversions fixed. More... about 1 year ago
scripts: Add valgrind memry leak sanitizer script for compliance library. More... about 1 year ago
Merge branch '465-optimizations-for-better-coverage' into 'master' More... about 1 year ago
Merge branch 'add-comment-on-txt-buffer-state-change' into 'master' More... about 1 year ago
spec: Update description of a DOR field in the IP-XACT spec. More... about 1 year ago
doc: Add note on TXBHCI interrupt behavior. More... about 1 year ago
Merge branch 'documentation_dor_clear' into 'master' More... about 1 year ago
registerMap.lyx: DOR (Data Overrun Flag) can be cleared by CDO Command More... over 1 year ago
top: CTU_CAN_FD_0 and 1 increase rx_buffer_size to 512 words More... over 1 year ago
src: Make width of RX Buffer pointers generic to avoid uncoverable toggles in RX Buffer. More... over 1 year ago
src: Reduce init_vect of crc_calc to single bit. Rest is anyway driven to constant zeroes. Done to increase default toggle-coverage. More... over 1 year ago
src: Change ssp* registers in ssp_generator to unsigne. Use resize instead of padded signal to avoid uncoverable constant toggles. More... over 1 year ago
src: Disable Nominal bit time counters when PC FSM is off, and mr_settings_ena is disabled. More... over 1 year ago
src: Remove txtb_unlock as a part of txtb_hw_cmd record. Re-create the signal only in TX arbitrator. Simplify next state decoding in TXT Buffer FSM. More... over 1 year ago
Merge branch '462-flip-to-vcs-flow' into 'master' More... over 1 year ago
test: Fix-up GLS compliance parameters More... over 1 year ago
ci: Do not copy the full regression results to avoid pages size overflow. Fix paths to functional coverage. More... over 1 year ago
Merge branch '462-flip-to-vcs-flow' into 'master' More... over 1 year ago
test: Add missing Bit timing overlays for gate compliance tests. More... over 1 year ago
ci: Disable gate_simple CI run. Currently gates are not configured in ts_sim_config.yml with correct generics matching what synthesis used. More... over 1 year ago
sim: Fix path of compliance tests for Gate level sims. More... over 1 year ago
ci: Tolerate missing GCOV data. More... over 1 year ago
scripts: Adapt VRM generator for TLF instead of original format. More... over 1 year ago
ci: Update paths to compliance test library in deploy job. More... over 1 year ago
test: Add forgotten BRP_FD overlay to TLF for test_compliance_full_typ. More... over 1 year ago