0
I Use This!
Low Activity
Analyzed 2 days ago. based on code collected 3 days ago.

Project Summary

Open-source CAN with Flexible Data-rate IP Core implemented in VHDL and associated SocketCAN Linux kernel driver. Project has been started at Czech Technical University in Prague.

The core Integration with Zynq-7000 system: https://gitlab.fel.cvut.cz/canbus/zynq/zynq-can-sja1000-top

Integration with Intel EP4CGX15 based DB4CGX15 PCIe board: https://gitlab.fel.cvut.cz/canbus/pcie-ctu_can_fd

Tags

can canbus driver fpga linux vhdl zynq

In a Nutshell, CTU CAN FD IP Core...

Commercial license available
Permitted
Forbidden
Required

These details are provided for information only. No information here is legal advice and should not be used as such.

GNU General Public License v2.0
Permitted

Commercial Use

Modify

Distribute

Place Warranty

Forbidden

Sub-License

Hold Liable

Required

Distribute Original

Disclose Source

Include Copyright

State Changes

Include License

These details are provided for information only. No information here is legal advice and should not be used as such.

MIT License
Permitted

Commercial Use

Modify

Distribute

Sub-License

Private Use

Forbidden

Hold Liable

Required

Include Copyright

Include License

These details are provided for information only. No information here is legal advice and should not be used as such.

Project Security

Vulnerabilities per Version ( last 10 releases )

There are no reported vulnerabilities

Project Vulnerability Report

Security Confidence Index

Poor security track-record
Favorable security track-record

Vulnerability Exposure Index

Many reported vulnerabilities
Few reported vulnerabilities

Did You Know...

  • ...
    65% of companies leverage OSS to speed application development in 2016
  • ...
    you can embed statistics from Open Hub on your site
  • ...
    in 2016, 47% of companies did not have formal process in place to track OS code
  • ...
    learn about Open Hub updates and features on the Open Hub blog
About Project Security

Languages

VHDL
83%
XML
5%
10 Other
12%

30 Day Summary

Jul 7 2026 — Aug 6 2026

12 Month Summary

Aug 6 2025 — Aug 6 2026
  • 184 Commits
    Up + 61 (49%) from previous 12 months
  • 5 Contributors
    Up + 1 (25%) from previous 12 months