1
I Use This!
Activity Not Available

Commits : Listings

Analyzed 11 months ago. based on code collected about 3 years ago.
Mar 09, 2021 — Mar 09, 2022
Commit Message Contributor Files Modified Lines Added Lines Removed Code Location Date
Added support for attribute matching in extract pass More... about 12 years ago
Added portmapping support to subcircuit userCompareNodes() api More... about 12 years ago
Cleanups and improvements in Makefile More... about 12 years ago
UVM 1.1d from Accellera.com More... about 12 years ago
Average the LUT delays More... about 12 years ago
Keeping carry chain architectures consistent with non carry chain More... about 12 years ago
Updated comments on where all the delays came from. Made logic block crossbar delays and 36x36 multiplier delays more accurate. More... about 12 years ago
More robust coding More... about 12 years ago
Add another power task More... about 12 years ago
Update for UBC job server only More... about 12 years ago
Add another power task More... about 12 years ago
Cleanup intermediate files in run_vtr_flow Sparse crossbar architectures More... about 12 years ago
Should increase max # iterations on crit path route to prevent rare cases where minW*1.3 requires more than 50 iterations to route. More... about 12 years ago
Fixed parsing of select #x<num> operator More... about 12 years ago
Improved error message on failed module load More... about 12 years ago
Added support for loadable modules (aka plugins) More... about 12 years ago
Reset Makefile default config setting (oops) More... about 12 years ago
Fixed mine test case for subcircuit library More... about 12 years ago
Fixed handling of constant values and port swapping in subcircuit library More... about 12 years ago
bias packer to use lower number pins of LUTs More... about 12 years ago
Correct up delays More... about 12 years ago
Completed carry chain architecture modelling More... about 12 years ago
Changed default value for extract -mine_cells_span More... about 12 years ago
fixed architecture file More... about 12 years ago
fix SR_DF_END flow More... about 12 years ago
Monolithic carry-chain architecture More... about 12 years ago
Commented up flagship architecture More... about 12 years ago
properly check for result after output module data() More... about 12 years ago
Completed draft of area and delay models for flagship architecture More... about 12 years ago
Completed inputting of all delay values except for logic tile area More... about 12 years ago