Analyzed
about 6 hours
ago.
based on code collected
about 6 hours
ago.
Project Summary
SystemVerilog Verification LibraryA set of utility classes written in SystemVerilog specifically geared towards ASIC Verification. Also includes a set of tools written for developing in SystemVerilog (e.g., SV parser)
In a Nutshell, SystemVerilog Verification Library...
Quick Reference
:pserver:anonymous:@svvl.cvs.sou...
Project Security
Vulnerabilities per Version ( last 10 releases )
There are no reported vulnerabilities
Project Vulnerability Report
Security Confidence Index
Poor security track-record
Favorable security track-record
Vulnerability Exposure Index
Many reported vulnerabilities
Few reported vulnerabilities
Did You Know...
-
...
55% of companies leverage OSS for production infrastructure
-
...
anyone with an Open Hub account can update a project's tags
-
...
use of OSS increased in 65% of companies in 2016
-
...
data presented on the Open Hub is available through our API