Direct Python interface to Altera SLD Mega-function
The goal of this project is to create a python module that performs USB communication with the nodes of an SLD (System Level Debug) mega-function within an Altera FPGA.
Data objects for reading and writing use the BitArray class from the bitstring module. This allows exceptional flexibility and ease in formatting and decoding the data.
30 Day SummaryMay 30 2026 — Jun 29 2026
|
12 Month SummaryJun 29 2025 — Jun 29 2026
|