0
I Use This!
High Activity

Commits : Listings

Analyzed 1 day ago. based on code collected 1 day ago.
Apr 27, 2024 — Apr 27, 2025
Commit Message Contributor Files Modified Lines Added Lines Removed Code Location Date
Solution for integer casting to std_logic problem by Theo Kluter More... almost 10 years ago
Merge pull request #24 from leadrien/master More... about 10 years ago
Remove hepia specific code More... about 10 years ago
Fixed errors in VHDL generation and added a new board More... about 10 years ago
Removed commented out file More... about 10 years ago
Update README.md More... about 10 years ago
Fixed severe VHDL generation bug More... about 10 years ago
Merge branch 'master' of https://github.com/reds-heig/logisim-evolution More... about 10 years ago
Updated portuguese translation More... about 10 years ago
Update README.md More... about 10 years ago
Fixed severe bug in VHDL generation More... about 10 years ago
Merge branch 'master' of https://github.com/reds-heig/logisim-evolution More... about 10 years ago
Fixed error in TCL console More... about 10 years ago
Update README.md More... about 10 years ago
Various bugfixes, added export in images from chronogram More... about 10 years ago
Improved retro-compatibility with non-VHDL labels More... over 10 years ago
Sorted member functions and reformatted code More... over 10 years ago
Update README.md More... over 10 years ago
Added vector test -- from Cornell's university Logisim version More... over 10 years ago
Added vector test -- from Cornell's university Logisim version More... over 10 years ago
Minor changes from Cornell's Logisim version More... over 10 years ago
Improvements to retro-compatibility of XML loading More... over 10 years ago
Fixed the pattern replacement mechanism in retrocompatibility and added test More... over 10 years ago
Update README.md More... over 10 years ago
Update README.md More... over 10 years ago
Added French partial translation and updated Portouguese one More... over 10 years ago
Added designrulecheck on duplicated sheetnames (especially when adding logisim circuits as libraries). Fixed numeric_std problem in gates More... over 10 years ago
Fixed nullPointerException when moving component More... over 10 years ago
Fixed the behavior of the close button when circuit modified More... over 10 years ago
Added test for invalid VHDL variables More... over 10 years ago