openhub.net
Black Duck Software, Inc.
Open Hub
Follow @
OH
Sign In
Join Now
Projects
People
Organizations
Tools
Blog
BDSA
Projects
People
Projects
Organizations
Forums
L
logisim-evolution
Settings
|
Report Duplicate
0
I Use This!
×
Login Required
Log in to Open Hub
Remember Me
High Activity
Commits
: Listings
Analyzed
1 day
ago. based on code collected
1 day
ago.
Apr 27, 2024 — Apr 27, 2025
Showing page 175 of 177
Search / Filter on:
Commit Message
Contributor
Files Modified
Lines Added
Lines Removed
Code Location
Date
Solution for integer casting to std_logic problem by Theo Kluter
Roberto Rigamonti
More...
almost 10 years ago
Merge pull request #24 from leadrien/master
REDS
More...
about 10 years ago
Remove hepia specific code
Adrien Lescourt
More...
about 10 years ago
Fixed errors in VHDL generation and added a new board
Roberto Rigamonti
More...
about 10 years ago
Removed commented out file
Roberto Rigamonti
More...
about 10 years ago
Update README.md
REDS
More...
about 10 years ago
Fixed severe VHDL generation bug
Roberto Rigamonti
More...
about 10 years ago
Merge branch 'master' of https://github.com/reds-heig/logisim-evolution
Roberto Rigamonti
More...
about 10 years ago
Updated portuguese translation
Roberto Rigamonti
More...
about 10 years ago
Update README.md
REDS
More...
about 10 years ago
Fixed severe bug in VHDL generation
Roberto Rigamonti
More...
about 10 years ago
Merge branch 'master' of https://github.com/reds-heig/logisim-evolution
Roberto Rigamonti
More...
about 10 years ago
Fixed error in TCL console
Roberto Rigamonti
More...
about 10 years ago
Update README.md
REDS
More...
about 10 years ago
Various bugfixes, added export in images from chronogram
Roberto Rigamonti
More...
about 10 years ago
Improved retro-compatibility with non-VHDL labels
Roberto Rigamonti
More...
over 10 years ago
Sorted member functions and reformatted code
Roberto Rigamonti
More...
over 10 years ago
Update README.md
REDS
More...
over 10 years ago
Added vector test -- from Cornell's university Logisim version
Roberto Rigamonti
More...
over 10 years ago
Added vector test -- from Cornell's university Logisim version
Roberto Rigamonti
More...
over 10 years ago
Minor changes from Cornell's Logisim version
Roberto Rigamonti
More...
over 10 years ago
Improvements to retro-compatibility of XML loading
Roberto Rigamonti
More...
over 10 years ago
Fixed the pattern replacement mechanism in retrocompatibility and added test
Roberto Rigamonti
More...
over 10 years ago
Update README.md
REDS
More...
over 10 years ago
Update README.md
REDS
More...
over 10 years ago
Added French partial translation and updated Portouguese one
Roberto Rigamonti
More...
over 10 years ago
Added designrulecheck on duplicated sheetnames (especially when adding logisim circuits as libraries). Fixed numeric_std problem in gates
Roberto Rigamonti
More...
over 10 years ago
Fixed nullPointerException when moving component
Roberto Rigamonti
More...
over 10 years ago
Fixed the behavior of the close button when circuit modified
Roberto Rigamonti
More...
over 10 years ago
Added test for invalid VHDL variables
Roberto Rigamonti
More...
over 10 years ago
←
1
2
…
169
170
171
172
173
174
175
176
177
→
This site uses cookies to give you the best possible experience. By using the site, you consent to our use of cookies. For more information, please see our
Privacy Policy
Agree