openhub.net
Black Duck Software, Inc.
Black Duck Open Hub
Follow @
OH
Sign In
Join Now
Projects
People
Organizations
Tools
Blog
BDSA
Projects
People
Projects
Organizations
Forums
Icarus Verilog
Settings
|
Report Duplicate
7
I Use This!
×
Login Required
Log in to Open Hub
Remember Me
Moderate Activity
Commits
: Listings
Analyzed
1 day
ago. based on code collected
2 days
ago.
May 15, 2023 — May 15, 2024
Showing page 10 of 336
Search / Filter on:
Commit Message
Contributor
Files Modified
Lines Added
Lines Removed
Code Location
Date
Cannot use posedge, negedge or edge with a real expression
Cary R
More...
10 months ago
Bit/part selects cannot have real index expressions
Cary R
More...
10 months ago
Fix wrong output
mole99
More...
11 months ago
Add test for delayed signals in timing checks
mole99
More...
11 months ago
Add test for parsing timing checks
mole99
More...
11 months ago
Handle delayed signals in timing checks as assignments
mole99
More...
11 months ago
Merge pull request #965 from larsclausen/sv-partial-module-ports
Cary R
More...
11 months ago
Add regression tests for partial ANSI port declarations
Lars-Peter Clausen
More...
11 months ago
Merge pull request #964 from larsclausen/bits-array
Cary R
More...
11 months ago
Merge pull request #961 from larsclausen/fix-bitsel-sign
Cary R
More...
11 months ago
Add regression test for bit select on multi-dimensional signed packed array
Lars-Peter Clausen
More...
11 months ago
Translate a Verilog for loop correctly in tgt-vhdl
Cary R
More...
11 months ago
Cleanup some clang compile warnings
Cary R
More...
11 months ago
Update SDF warnings to include SDF file/line information
Cary R
More...
11 months ago
Fix bit select on signed multi-dimensional packed array
Lars-Peter Clausen
More...
11 months ago
Add regression test for $bits() on array identifiers
Lars-Peter Clausen
More...
11 months ago
Support $bits() for arrays and array slices
Lars-Peter Clausen
More...
11 months ago
Merge pull request #957 from larsclausen/module-array-initializer
Cary R
More...
11 months ago
Add regression test for module array port initializers
Lars-Peter Clausen
More...
11 months ago
Merge pull request #954 from larsclausen/ci_checkout_v3
Cary R
More...
11 months ago
Merge pull request #953 from larsclausen/assign-pattern-uarray
Cary R
More...
11 months ago
ci: Switch to checkout@v3
Lars-Peter Clausen
More...
11 months ago
Add regression tests for assigning scalar value to array
Lars-Peter Clausen
More...
11 months ago
Set correct type for indexed array properties
Lars-Peter Clausen
More...
11 months ago
Add initial support for array assignment patterns
Lars-Peter Clausen
More...
11 months ago
Fix class constructor chaining corner cases
Lars-Peter Clausen
More...
11 months ago
Merge pull request #952 from larsclausen/2state-arith
Cary R
More...
11 months ago
Merge pull request #951 from larsclausen/ivl_assert
Cary R
More...
11 months ago
tgt-vvp: Add resize for string element assignment where necessary
Lars-Peter Clausen
More...
11 months ago
Make result of binary operations 2-state if inputs are 2-state
Lars-Peter Clausen
More...
11 months ago
←
1
2
…
6
7
8
9
10
11
12
13
14
…
335
336
→
This site uses cookies to give you the best possible experience. By using the site, you consent to our use of cookies. For more information, please see our
Privacy Policy
Agree