0
I Use This!
Moderate Activity
Analyzed 1 day ago. based on code collected 1 day ago.

Project Summary

Coordinating gateware development among many international collaborators is becoming a very widespread problem. Guaranteeing gateware synthesis with Place and Route reproducibility and assuring traceability of binary files is paramount.

Hog tackles these issues by exploiting advanced git features and integrating itself with HDL IDEs: Xilinx Vivado, Xilinx ISE (planAhead), Intel Quartus, Microchip Libero and Lattice Diamond. The integration with these tools intends to reduce as much as possible useless overhead work for the developers.

Tags

continuous_integration fpga git github github-action gitlab gitlab-ci tcl version_control

Apache License 2.0
Permitted

Commercial Use

Modify

Distribute

Place Warranty

Sub-License

Private Use

Use Patent Claims

Forbidden

Hold Liable

Use Trademarks

Required

Include Copyright

State Changes

Include License

Include Notice

These details are provided for information only. No information here is legal advice and should not be used as such.

Project Security

Vulnerabilities per Version ( last 10 releases )

Project Vulnerability Report

Security Confidence Index

Poor security track-record
Favorable security track-record

Vulnerability Exposure Index

Many reported vulnerabilities
Few reported vulnerabilities

Did You Know...

  • ...
    65% of companies leverage OSS to speed application development in 2016
  • ...
    compare projects before you chose one to use
  • ...
    in 2016, 47% of companies did not have formal process in place to track OS code
  • ...
    anyone with an Open Hub account can update a project's tags
About Project Security

Languages

Tcl
79%
shell script
20%
2 Other
1%

30 Day Summary

Apr 28 2025 — May 28 2025

12 Month Summary

May 28 2024 — May 28 2025
  • 440 Commits
    Up + 17 (4%) from previous 12 months
  • 9 Contributors
    Down -5 (35%) from previous 12 months