openhub.net
Black Duck Software, Inc.
Open Hub
Follow @
OH
Sign In
Join Now
Projects
People
Organizations
Tools
Blog
BDSA
Projects
People
Projects
Organizations
Forums
gem5
Settings
|
Report Duplicate
4
I Use This!
×
Login Required
Log in to Open Hub
Remember Me
Inactive
Commits
: Listings
Analyzed
1 day
ago. based on code collected
1 day
ago.
Dec 05, 2024 — Dec 05, 2025
Showing page 9 of 672
Search / Filter on:
Commit Message
Contributor
Files Modified
Lines Added
Lines Removed
Code Location
Date
arch-arm: Update MISCREG_DBGDIDR to point to Armv8 debug arch
Giacomo Travaglini
More...
almost 3 years ago
arch-arm: Provide default mask for raz/rao helpers
Giacomo Travaglini
More...
almost 3 years ago
arch-arm: Map CTR_EL0 to AArch32 version
Giacomo Travaglini
More...
almost 3 years ago
arch-arm: Implement RAZ/WI with raz specifier
Giacomo Travaglini
More...
almost 3 years ago
arch-arm: Move RO values from ISA::read to the reset field
Giacomo Travaglini
More...
almost 3 years ago
arch-arm: Map MPIDR_EL1 to AArch32 version
Giacomo Travaglini
More...
almost 3 years ago
arch-arm: VMPIDR_EL2 can be used in secure mode as well
Giacomo Travaglini
More...
almost 3 years ago
arch-arm: Remove clear32/64 methods
Giacomo Travaglini
More...
almost 3 years ago
dev-amdgpu: Patch forgotten port after mem port owner deprecation
Gabriel Busnot
More...
almost 3 years ago
arch-arm: Remove ISA::initID64
Giacomo Travaglini
More...
almost 3 years ago
arch-arm: Rewrite ISA::initID64 using BitUnions
Giacomo Travaglini
More...
almost 3 years ago
arch-arm: Rewrite ISA::initID32 using BitUnions
Giacomo Travaglini
More...
almost 3 years ago
stdlib: Refactor Looppoint
Bobby R. Bruce
More...
almost 3 years ago
arch-arm: Remove ISA::initID32
Giacomo Travaglini
More...
almost 3 years ago
arch-arm: Fix read redirection for MIDR register
Giacomo Travaglini
More...
almost 3 years ago
arch-arm: Map MIDR_EL1 to AArch32 version
Giacomo Travaglini
More...
almost 3 years ago
arch-arm: Map MVFR0_EL1/MVFR1_EL1 to AArch32 version
Giacomo Travaglini
More...
almost 3 years ago
arch-arm: Move MISCREG init logic from ISA to reset field
Giacomo Travaglini
More...
almost 3 years ago
arch-arm: Make MISCREGs reset value configurable
Giacomo Travaglini
More...
almost 3 years ago
arch-arm: Replace 0ing of miscRegs with assignment of reset value
Giacomo Travaglini
More...
almost 3 years ago
arch-arm: Generalize SCTLR_RST behaviour
Giacomo Travaglini
More...
almost 3 years ago
fastmodel: forward stream ID to gem5
Wei-Han Chen
More...
almost 3 years ago
sim: Use ref constructor of MemberEventWrapper everywhere
Gabriel Busnot
More...
almost 3 years ago
sim: Deprecate pointer version of MemberEventWrapper constructor
Gabriel Busnot
More...
almost 3 years ago
sim: Switch from EventWrapper to MemberEventWrapper before deprec
Gabriel Busnot
More...
almost 3 years ago
sim: Deprecate EventWrapper in favour of MemberEventWrapper
Gabriel Busnot
More...
almost 3 years ago
sim: Define a new MemberEventWrapper event class
Gabriel Busnot
More...
almost 3 years ago
dev: Add a definition for VectorResetResponsePort.
Gabe Black
More...
almost 3 years ago
fastmodel: Export the reset signals of the GIC.
Gabe Black
More...
almost 3 years ago
cpu: Add a generic model_reset port on the BaseCPU.
Gabe Black
More...
almost 3 years ago
←
1
2
…
5
6
7
8
9
10
11
12
13
…
671
672
→
This site uses cookies to give you the best possible experience. By using the site, you consent to our use of cookies. For more information, please see our
Privacy Policy
Agree