Follow @
OH
D
opensouce RISC-V cpu core implemented in Verilog from scratch in one night!
No tags have been added