0
I Use This!
Low Activity

Commits : Listings

Analyzed 1 day ago. based on code collected 1 day ago.
Nov 15, 2024 — Nov 15, 2025
Commit Message Contributor Files Modified Lines Added Lines Removed Code Location Date
Merge branch 'master' into dev More... almost 4 years ago
version++ More... almost 4 years ago
verilator++ More... almost 4 years ago
verilator++ More... almost 4 years ago
verilator++ More... almost 4 years ago
Merge pull request #233 from dnltz/WIP/dnltz/csr-registers More... almost 4 years ago
plugin: CsrPlugin: Init cycle and instret registers More... almost 4 years ago
updated related to JtagInstructionWrapper.ignoreWidth More... almost 4 years ago
syncronize golden model with dut for lrsc reservation More... almost 4 years ago
sim golden model lrsc reservation sync More... almost 4 years ago
Fix lrsc from last commit More... almost 4 years ago
DataCache.withInternalLrSc reserved clearing fix More... almost 4 years ago
Merge pull request #230 from OscarShiang/typo More... almost 4 years ago
Fix typo in Linux.scala More... almost 4 years ago
Enable scala 2.13 compatibility More... almost 4 years ago
Enable scala 2.13 compatibility More... almost 4 years ago
Update build.properties More... almost 4 years ago
Update build.properties More... almost 4 years ago
Merge branch dev (SpinalHDL 1.6.1) More... almost 4 years ago
SpinalHDL 1.6.2 More... almost 4 years ago
Merge pull request #220 from BLangOS/patch-1 More... about 4 years ago
Update DebugPlugin.scala More... about 4 years ago
#213 disable pmp test with region overlapping More... about 4 years ago
Merge pull request #213 from occheung/pmp-fix More... about 4 years ago
pmp perm: revert to mux for priority More... about 4 years ago
pmp_setter: fix mask generation More... about 4 years ago
IBusSimplePlugin can now use a Vec based buffer More... about 4 years ago
VexRiscvSmpCluster add d$ i$ less arg More... about 4 years ago
Fix BrieySim (SpinalSim) More... about 4 years ago
Add BrieySim (SpinalSim) More... about 4 years ago