Analyzed
1 day
ago.
based on code collected
1 day
ago.
Project Summary
A FPGA friendly 32 bit RISC-V CPU implementation
In a Nutshell, VexRiscv...
- ...
- ...
-
...
has a well established, mature codebase
maintained by a large development team
with decreasing Y-O-Y commits -
...
took an estimated 22 years of effort (COCOMO model)
starting with its first commit in March, 2017
ending with its most recent commit 7 days ago
Quick Reference
https://github.com/SpinalHDL/Vex...
Project Security
Vulnerabilities per Version ( last 10 releases )
There are no reported vulnerabilities
Project Vulnerability Report
Security Confidence Index
Poor security track-record
Favorable security track-record
Vulnerability Exposure Index
Many reported vulnerabilities
Few reported vulnerabilities
Did You Know...
-
...
there are over 3,000 projects on the Open Hub with security vulnerabilities reported against them
-
...
anyone with an Open Hub account can update a project's tags
-
...
55% of companies leverage OSS for production infrastructure
-
...
compare projects before you chose one to use
30 Day SummarySep 26 2025 — Oct 26 2025
|
12 Month SummaryOct 26 2024 — Oct 26 2025
|
