S

SSRV (Super-Scalar RISC-V)

Settings | Report Duplicate

0

I Use This!

Inactive

Analyzed about 17 hours ago. based on code collected about 17 hours ago.

Project Summary

SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.

Tags

core cpu out_of_order risc_v

In a Nutshell, SSRV (Super-Scalar RISC-V)...

...
has had 79 commits made by 3 contributors
representing 24,297 lines of code
...
is mostly written in coq
with a very low number of source code comments
...
has a young, but established codebase
maintained by nobody
with stable Y-O-Y commits
...
took an estimated 6 years of effort (COCOMO model)
starting with its first commit in May, 2019
ending with its most recent commit about 5 years ago

Quick Reference

Code Locations:

https://github.com/risclite/Supe...

Similar Projects:

Become the first manager for SSRV (Super-Scalar RISC-V)

Project Security

Vulnerabilities per Version ( last 10 releases )

There are no reported vulnerabilities

Project Vulnerability Report

Security Confidence Index

Poor security track-record

Favorable security track-record

Vulnerability Exposure Index

Many reported vulnerabilities

Few reported vulnerabilities

About Project Vulnerability Report

Did You Know...

...
55% of companies leverage OSS for production infrastructure
...
by exploring contributors within projects, you can view details on every commit they have made to that project
...
65% of companies leverage OSS to speed application development in 2016
...
learn about Open Hub updates and features on the Open Hub blog

About Project Security

Code

Lines of Code

Activity

Commits per Month

Community

Contributors per Month

Languages

coq	44%
C	36%
HTML	10%
4 Other	10%

30 Day Summary

Sep 23 2025 — Oct 23 2025

0 Commits
0 Contributors

12 Month Summary

Oct 23 2024 — Oct 23 2025

0 Commits
0 Contributors

Most Recent Contributors

	risclite		Li Xinbing
	lixb

Ratings

Be the first to rate this project

Click to add your rating

Review this Project!