0
I Use This!
Inactive
Analyzed 1 day ago. based on code collected 1 day ago.

Project Summary

ReonV is a modified version of the Leon3, a synthesisable VHDL model of a 32-bit processor originally compliant with the SPARC V8 architecture, now changed to RISC-V ISA.

Tags

cpu leon3 risc_v

In a Nutshell, ReonV...

This Project has No vulnerabilities Reported Against it

Did You Know...

  • ...
    nearly 1 in 3 companies have no process for identifying, tracking, or remediating known open source vulnerabilities
  • ...
    data presented on the Open Hub is available through our API
  • ...
    55% of companies leverage OSS for production infrastructure
  • ...
    check out hot projects on the Open Hub

Languages

VHDL
67%
C
22%
XML
5%
7 Other
6%

30 Day Summary

Nov 3 2025 — Dec 3 2025

12 Month Summary

Dec 3 2024 — Dec 3 2025

Ratings

Be the first to rate this project
Click to add your rating
  
Review this Project!