openhub.net
Black Duck Software, Inc.
Open Hub
Follow @
OH
Sign In
Join Now
Projects
People
Organizations
Tools
Blog
BDSA
Projects
People
Projects
Organizations
P
Python Ftdi
Settings
|
Report Duplicate
1
I Use This!
×
Login Required
Log in to Open Hub
Remember Me
Very Low Activity
Commits
: Listings
Analyzed
about 23 hours
ago. based on code collected
1 day
ago.
Sep 26, 2025 — Sep 26, 2026
Showing page 5 of 34
Search / Filter on:
Commit Message
Contributor
Files Modified
Lines Added
Lines Removed
Code Location
Date
setuptools crap workaround
Emmanuel Blot
More...
over 5 years ago
Debug script...
Emmanuel Blot
More...
over 5 years ago
Rename workflow
Emmanuel Blot
More...
over 5 years ago
Use a dedicated step for checking style
Emmanuel Blot
More...
over 5 years ago
Run checks on pull request
Emmanuel Blot
More...
over 5 years ago
Line width check should run as an dedicated command
Emmanuel Blot
More...
over 5 years ago
Code cleanup
Emmanuel Blot
More...
over 5 years ago
Update authors and bump version
Emmanuel Blot
More...
over 5 years ago
Merge pull request #197 from Amanita-muscaria/master
Emmanuel Blot
More...
over 5 years ago
Bump version
Emmanuel Blot
More...
over 5 years ago
Update i2cscan to use its own highest slave address
Emmanuel Blot
More...
over 5 years ago
Allow slaves in illegal address space above 0x78 (full table 0x7F)
TedKus
More...
over 5 years ago
Fix validate_address prototype
Emmanuel Blot
More...
over 5 years ago
Bump version
Emmanuel Blot
More...
over 5 years ago
Fix for Bug #203, I2C timings above 100kHz
TedKus
More...
over 5 years ago
Update authors, fix line width, bump version
Emmanuel Blot
More...
over 5 years ago
Fix for changes made on 9/26/2020 #205 I2C Stop Timing. I believe the prior fix was incomplete and could still be unreliable in certain instances.
TedKus
More...
over 5 years ago
cleanup unused / replaced line add comment more suitable to explaining
TedKus
More...
almost 6 years ago
change in _do_prolog cmd = bytearray(self._idle * self._ck_delay) to add self._ck_delay because the timing wasn't allowing the bus to go idle with correct timing before a start or repeated start. Data was changing low at the same time as clock going high if the bus was in the relax=False state.
TedKus
More...
almost 6 years ago
Update version number and authors list.
Emmanuel Blot
More...
almost 6 years ago
Merge branch 'master' of https://github.com/alexforencich/pyftdi into alexforencich-master
Emmanuel Blot
More...
almost 6 years ago
Remote useless file
Emmanuel Blot
More...
almost 6 years ago
Merge branch 'mpratt14-pyterm-windows'
Emmanuel Blot
More...
almost 6 years ago
Sanity checking
Alex Forencich
More...
almost 6 years ago
Fix shift_register definition
Alex Forencich
More...
almost 6 years ago
Ensure we're synced before doing a read from buffer
Alex Forencich
More...
almost 6 years ago
Add missing SPDX lines
Emmanuel Blot
More...
about 6 years ago
Move to SPDX license description
Emmanuel Blot
More...
about 6 years ago
Use SPDX
Emmanuel Blot
More...
about 6 years ago
Fix line width
Emmanuel Blot
More...
about 6 years ago
←
1
2
3
4
5
6
7
8
9
…
33
34
→
This site uses cookies to give you the best possible experience. By using the site, you consent to our use of cookies. For more information, please see our
Privacy Policy
Agree