The Kestrel Computer Open Source Project on Open Hub : Commits Listing Page

Commits : Listings

Analyzed about 12 hours ago. based on code collected about 12 hours ago.

Commit Message	Contributor	Files Modified	Date
Dec 04, 2024 — Dec 04, 2025 Showing page 1 of 37 Search / Filter on:
Minimum changes needed to make asm work with Py3	sam-falvo as Samuel A. Falvo II	More...	about 1 year ago
WIP: still adding async interrupt support	sam-falvo as Samuel A. Falvo II	More...	over 5 years ago
Internal trap dispatching/handling	sam-falvo as Samuel A. Falvo II	More...	over 5 years ago
Implement trap detection and external response	sam-falvo as Samuel A. Falvo II	More...	over 5 years ago
Feature parity with S16X4A attained	sam-falvo as Samuel A. Falvo II	More...	over 5 years ago
ICALL	sam-falvo as Samuel A. Falvo II	More...	over 5 years ago
LCALL and FBM/SBM	sam-falvo as Samuel A. Falvo II	More...	over 5 years ago
Feature parity with Steamer-16	sam-falvo as Samuel A. Falvo II	More...	over 5 years ago
Support LIT opcode	sam-falvo as Samuel A. Falvo II	More...	over 5 years ago
First steps for X4B CPU	sam-falvo as Samuel A. Falvo II	More...	over 5 years ago
Fix off-by-one-cycle errors	sam-falvo as Samuel A. Falvo II	More...	over 8 years ago
Remove dead code	sam-falvo as Samuel A. Falvo II	More...	over 8 years ago
Integrate register feedback/passthrough into decoder	sam-falvo as Samuel A. Falvo II	More...	over 8 years ago
Forwarder -- part of the register forwarding unit.	sam-falvo as Samuel A. Falvo II	More...	over 8 years ago
Register the data to write out to memory.	sam-falvo as Samuel A. Falvo II	More...	over 8 years ago
Generate wbmsel_o internally.	sam-falvo as Samuel A. Falvo II	More...	over 8 years ago
Initial code for basic integration test	sam-falvo as Samuel A. Falvo II	More...	over 8 years ago
Implement store instructions	sam-falvo as Samuel A. Falvo II	More...	over 8 years ago
Refine bench to use more realistic timing model.	sam-falvo as Samuel A. Falvo II	More...	over 8 years ago
Commence work on instruction decoder	sam-falvo as Samuel A. Falvo II	More...	over 8 years ago
Test cases for execute stage	sam-falvo as Samuel A. Falvo II	More...	over 8 years ago
Introduce first cut at execute stage	sam-falvo as Samuel A. Falvo II	More...	over 8 years ago
When mem_i is asserted, completely overwrite state.	sam-falvo as Samuel A. Falvo II	More...	over 8 years ago
clean up docs	sam-falvo as Samuel A. Falvo II	More...	over 8 years ago
WIP: Simplifying EX/MEM stage interface	sam-falvo as Samuel A. Falvo II	More...	over 8 years ago
Support unsigned memory ops	sam-falvo as Samuel A. Falvo II	More...	over 8 years ago
Fix STALL_I bug on 1st cycle of a txn	sam-falvo as Samuel A. Falvo II	More...	over 8 years ago
Propegate destination register to next pipeline stage	sam-falvo as Samuel A. Falvo II	More...	over 8 years ago
Forgot an include	sam-falvo as Samuel A. Falvo II	More...	over 8 years ago
Generate new RWE_O signal; distinguish bytes from hwords.	sam-falvo as Samuel A. Falvo II	More...	over 8 years ago

Kestrel Computer

Commits : Listings

Project Summary

Code Data

SCM Data

Community Data