openhub.net
Black Duck Software, Inc.
Open Hub
Follow @
OH
Sign In
Join Now
Projects
People
Organizations
Tools
Blog
BDSA
Projects
People
Projects
Organizations
Forums
Icarus Verilog
Settings
|
Report Duplicate
7
I Use This!
×
Login Required
Log in to Open Hub
Remember Me
Moderate Activity
Commits
: Listings
Analyzed
1 day
ago. based on code collected
1 day
ago.
Nov 28, 2024 — Nov 28, 2025
Showing page 3 of 5
Search / Filter on:
Commit Message
Contributor
Files Modified
Lines Added
Lines Removed
Code Location
Date
Error when trying to elaborate a field of a simple variable
Cary R
More...
4 months ago
Add better error messages for output port elaboration issues
Cary R
More...
5 months ago
Calling front() on an empty() list is undefined
Cary R
More...
5 months ago
Elaborate input port default value expressions in the correct scope
Cary R
More...
5 months ago
Remove space issues
Cary R
More...
5 months ago
Fix log output ordering for vpi_control test when running in Windows.
Martin Whitaker
More...
5 months ago
Add regression test for vpi_control() return value (issue #1208).
Martin Whitaker
More...
5 months ago
Fix return type of vpi_control() and vpi_sim_control() (issue #1208).
Martin Whitaker
More...
5 months ago
Add regression tests for issue #1258.
Martin Whitaker
More...
5 months ago
Make -gno-specify suppress unsupported timing check warnings (issue #1258)
Martin Whitaker
More...
5 months ago
Add regression tests for issue #1256.
Martin Whitaker
More...
5 months ago
Support assignment of parray slices (issue #1256)
Martin Whitaker
More...
5 months ago
Add missing gold and fix VHDL inout test
Cary R
More...
5 months ago
Check what can drive a variable in SystemVerilog
Cary R
More...
5 months ago
Only synth when the R-value is valid
Cary R
More...
5 months ago
When optimizing the size of a case keep the sign of the condition
Cary R
More...
5 months ago
Avoid overflow in genvar to make duplicate
Cary R
More...
5 months ago
Validate the generate "loop" expressions
Cary R
More...
5 months ago
Add support for passing a real input to logic, mos and if gates
Cary R
More...
5 months ago
Use preincrement instead of post in for loop incr
Cary R
More...
5 months ago
The FST dump file is now a fstWriterContext
Cary R
More...
7 months ago
Update to the latest FST files from GTKWave
Cary R
More...
7 months ago
Remove Ubuntu 20.04 from workflows as the runner has been retired.
Martin Whitaker
More...
7 months ago
Add regression test for issue #1242.
Martin Whitaker
More...
7 months ago
Increment line number when parsing "// synthesis" pragmas (issue #1242)
Martin Whitaker
More...
7 months ago
Merge pull request #1229 from AndreasLoow/typo
Cary R.
More...
8 months ago
typo in regress-vvp.list
Andreas Lööw
More...
8 months ago
Merge pull request #1228 from AndreasLoow/typos
Lars-Peter Clausen
More...
8 months ago
remove trailing commas
Andreas Lööw
More...
8 months ago
typo: nornal -> normal
Andreas Lööw
More...
8 months ago
←
1
2
3
4
5
→
This site uses cookies to give you the best possible experience. By using the site, you consent to our use of cookies. For more information, please see our
Privacy Policy
Agree