0
I Use This!
Inactive

Commits : Listings

Analyzed 4 days ago. based on code collected 4 days ago.
Mar 13, 2025 — Mar 13, 2026
Commit Message Contributor Files Modified Lines Added Lines Removed Code Location Date
prune includes More... almost 16 years ago
ARM SelectDYN_ALLOC should emit a copy from SP rather than referencing SP directly. In cases where there are two dyn_alloc in the same BB it would have caused the old SP value to be reused and badness ensues. rdar://7493908 More... almost 16 years ago
DEBUG() print out "Unknown format" msg. More... almost 16 years ago
ReuseFrameIndexVals is used in multiple files, so it can't be static. More... almost 16 years ago
EnablePPC64RS and EnablePPC32RS are used in multiple files, so they can't be static. More... almost 16 years ago
Fix a bunch of namespace polution. More... almost 16 years ago
Fix namespace polution. More... almost 16 years ago
Make getPredecessorWithUniqueSuccessorForBB return the unique successor in addition to the predecessor. More... almost 16 years ago
typos More... almost 16 years ago
back out r101364, as it trips the linux nightlybot on some clang C++ tests More... almost 16 years ago
zap mergeinfo More... almost 16 years ago
Simplify ".bc" detection. More... almost 16 years ago
rotate CallInst operands, i.e. move callee to the back of the operand array More... almost 16 years ago
enhance the load/store narrowing optimization to handle a tokenfactor in between the load/store. This allows us to optimize test7 into: More... almost 16 years ago
teach codegen to turn trunc(zextload) into load when possible. This doesn't occur much at all, it only seems to formed in the case when the trunc optimization kicks in due to phase ordering. In that case it is saves a few bytes on x86-32. More... almost 16 years ago
add a simple dag combine to replace trivial shl+lshr with and. This happens with the store->load narrowing stuff. More... almost 16 years ago
Implement rdar://7860110 (also in target/readme.txt) narrowing a load/or/and/store sequence into a narrower store when it is safe. Daniel tells me that clang will start producing this sort of thing with bitfields, and this does trigger a few dozen times on 176.gcc produced by llvm-gcc even now. More... almost 16 years ago
Add more const qualifiers for LLVM IR pointers in CodeGen. More... almost 16 years ago
further tweak this to do something useful. More... almost 16 years ago
remove undef control flow. More... almost 16 years ago
Remove unnecessary uses of <iostream>. More... almost 16 years ago
tests: MC/Disassembler tests depend on ARM support being compiler in. More... almost 16 years ago
fix a crash on "lli ex" or any other file whose name is exactly two characters long. More... almost 16 years ago
Fix build. More... almost 16 years ago
Add const qualifiers to CodeGen's use of LLVM IR constructs. More... almost 16 years ago
Allow lowering for palignr instructions for mmx sized vectors. Add patterns to handle the lowering. More... almost 16 years ago
More 80 violations. More... almost 16 years ago
Wrap the error msgs in DEBUG() macro so that they won't appear in NDEBUG build. More... almost 16 years ago
80 col violations. More... almost 16 years ago
Add comment. More... almost 16 years ago